oliver/cls_master
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fixed some LTO issues

Browse Source
This commit is contained in:
Oliver Walter
2024-02-02 19:54:04 +01:00
parent 766a3f021c
commit 0a1d2bb9e8
3 changed files with 9 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
CMakeLists.txt
View File

@@ -70,7 +70,7 @@ add_compile_options(
-Wextra -Wextra
-Wpedantic -Wpedantic
-Wno-unused-parameter -Wno-unused-parameter
-flto -flto=8
) )
add_link_options( add_link_options(
@@ -86,7 +86,7 @@ add_link_options(
-lstdc++ -lstdc++
-lsupc++ -lsupc++
-Wl,--end-group -Wl,--end-group
-flto -flto=8
-Wl,-z,max-page-size=8 # Allow good software remapping across address space (with proper GCC section making) -Wl,-z,max-page-size=8 # Allow good software remapping across address space (with proper GCC section making)
-Wl,--print-memory-usage -Wl,--print-memory-usage
) )

2
Core/Inc/FreeRTOSConfig.h
View File

@@ -166,6 +166,8 @@ standard names. */
#define USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION 0 #define USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION 0
#define portDONT_DISCARD __attribute__((used))
/* USER CODE BEGIN Defines */ /* USER CODE BEGIN Defines */
/* Section where parameter definitions can be added (for instance, to override default ones in FreeRTOS.h) */ /* Section where parameter definitions can be added (for instance, to override default ones in FreeRTOS.h) */
/* USER CODE END Defines */ /* USER CODE END Defines */

10
STM32H723VGTX_FLASH.ld
View File

@@ -43,12 +43,12 @@ _Min_Stack_Size = 0x400; /* required amount of stack */
/* Specify the memory areas */ /* Specify the memory areas */
MEMORY MEMORY
{ {
ITCMRAM (xrw) : ORIGIN = 0x00000000, LENGTH = 64K ITCMRAM (rw) : ORIGIN = 0x00000000, LENGTH = 64K
DTCMRAM (xrw) : ORIGIN = 0x20000000, LENGTH = 128K DTCMRAM (rw) : ORIGIN = 0x20000000, LENGTH = 128K
FLASH (rx) : ORIGIN = 0x08000000, LENGTH = 1024K FLASH (rx) : ORIGIN = 0x08000000, LENGTH = 1024K
RAM_D1 (xrw) : ORIGIN = 0x24000000, LENGTH = 320K RAM_D1 (rw) : ORIGIN = 0x24000000, LENGTH = 320K
RAM_D2 (xrw) : ORIGIN = 0x30000000, LENGTH = 32K RAM_D2 (rw) : ORIGIN = 0x30000000, LENGTH = 32K
RAM_D3 (xrw) : ORIGIN = 0x38000000, LENGTH = 16K RAM_D3 (rw) : ORIGIN = 0x38000000, LENGTH = 16K
} }
/* Define output sections */ /* Define output sections */